Statistics
| Branch: | Tag: | Revision:

root / control_lib @ c811e886

Name Size
  newfifo
.gitignore 35 Bytes
CRC16_D16.v 3.41 KB
SYSCTRL.sav 668 Bytes
WB_SIM.sav 925 Bytes
atr_controller.v 1.67 KB
bin2gray.v 164 Bytes
bootrom.mem 1.62 KB
cascadefifo2.v 1.87 KB
clock_bootstrap_rom.v 1.31 KB
clock_control.v 3.6 KB
clock_control_tb.sav 730 Bytes
clock_control_tb.v 668 Bytes
cmdfile 384 Bytes
dcache.v 5.08 KB
decoder_3_8.v 518 Bytes
dpram32.v 2.47 KB
fifo_2clock.v 2.18 KB
fifo_2clock_casc.v 1.2 KB
fifo_tb.v 2.86 KB
gray2bin.v 219 Bytes
gray_send.v 707 Bytes
icache.v 3.95 KB
longfifo.v 3.24 KB
medfifo.v 1.39 KB
mux4.v 343 Bytes
mux8.v 521 Bytes
mux_32_4.v 241 Bytes
nsgpio.v 3.97 KB
oneshot_2clk.v 1.02 KB
ram_2port.v 856 Bytes
ram_harv_cache.v 2.38 KB
ram_loader.v 5.16 KB
ram_wb_harvard.v 2.81 KB
reset_sync.v 296 Bytes
sd_spi.v 1.5 KB
sd_spi_tb.v 711 Bytes
sd_spi_wb.v 2.03 KB
setting_reg.v 444 Bytes
settings_bus.v 1.02 KB
shortfifo.v 1.74 KB
simple_uart.v 1.9 KB
simple_uart_rx.v 1.48 KB
simple_uart_tx.v 1.49 KB
spi.v 1.7 KB
srl.v 400 Bytes
ss_rcvr.v 1.93 KB
system_control.v 1.01 KB
system_control_tb.v 1.09 KB
traffic_cop.v 161 Bytes
wb_1master.v 15.3 KB
wb_bridge_16_32.v 1.03 KB
wb_bus_writer.v 1.43 KB
wb_output_pins32.v 1.23 KB
wb_ram_block.v 734 Bytes
wb_ram_dist.v 712 Bytes
wb_readback_mux.v 1.4 KB
wb_regfile_2clock.v 3.16 KB
wb_semaphore.v 1013 Bytes
wb_sim.v 1.64 KB

Latest revisions

# Date Author Comment
7bf8a6df 01/22/2010 07:56 pm Josh Blum

Moved usrp2 fpga files into usrp2 subdir.

8f2c33ea 11/05/2009 01:31 am Matt Ettus

This branch is for porting from the quad radio, and minor text cleanups

The counter is for performance monitoring in firmware, priority encoder
and new interrupt controller are from quad radio and speed up interrupts.
This is tested and it works for me.

32ed167c 10/05/2009 09:15 am Matt Ettus

Properly reset the fifos. We didn't connect before.

873dd9e7 10/01/2009 02:12 am Matt Ettus

Merge branch 'new_wb_intercon' into new_eth

Functionality should not change at all

Conflicts:
usrp2/fpga/top/u2_core/u2_core.v

037332cb 10/01/2009 12:35 am Matt Ettus

Copied wb_1master back from quad radio

more sane config options, should be exactly the same memory map

2f3e0eef 09/11/2009 04:52 am Matt Ettus

More xilinx fifos, more clean up of our fifos

e50bab11 09/05/2009 05:14 am Matt Ettus

remove unused old style fifo

1d26231a 09/04/2009 11:33 pm Matt Ettus

no longer used, replaced by newfifo version

5ce99ee6 09/03/2009 09:13 pm Matt Ettus

MAC transmit seems to work now. The root cause of the problem was accidentally using the rx_clk in one stage of the fifos on the tx side.

c811e886 09/03/2009 04:27 am Matt Ettus

bring the testbench files up to date

View revisions

Also available in: Atom